4Mx32 SDRAM E-die TSOP

Revision 1.0 May. 2003



Rev. 1.0 May. 2003

Revision History

Revision 1.0 (May 14. 2003)

• First spec release.



K4S283232E-T

1M x 32Bit x 4 Banks SDRAM in 86TSOP2

FEATURES


- •. 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- •. Burst read single-bit write operation
- DQM for masking
- •. Auto & self refresh
- •. 64ms refresh period (4K cycle).
- •. 86TSOP2.

GENERAL DESCRIPTION

The K4S283232E is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S283232E-TC/L60	166MHz(CL=3)		
K4S283232E-TC/L75	133MHz(CL=3)	LVTTL	86TSOP2
K4S283232E-TC/L1L	100MHz(CL=3)		





PIN CONFIGURATION (Top view)

	[
Vdd		86	Vss
	-		DQ15
		84	
	4		DQ14
	5	82	DQ13
	□ 6	• •	VDDQ
	q 7	80	
	8	79	
	9	78	
	口 10	77	
	ロ 11	76	
Vssq	1 2	75	VDDQ
DQ7	1 3	74	DQ8
N.C	14	73	N.C
Vdd	1 5	72	
	1 6		DQM1
	17	70	
	18	69	
	1 9		CLK
	20	67	CKE
	21		⊐ A9
	22		⊐ A8
	23	64	
A10/AP	24	63	
	25		□ A5
A1	26	61	
	27	60	
	28		DQM3
	29		□ Vss
	3 0	57	
	u 31	56	DQ31
	32		
	3 3	54	
	3 4		DQ29
	35		⊐ Vssq
	3 6		DQ28
	3 7	50	
	38	49	
	39	48	
	40		DQ25
	41		Vssq
	42	40	DQ24
	43		Vss
.00			

86Pin TSOP (II) (400mil x 875mil) (0.5 mm Pin pitch)



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA7
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 31	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
Vddq/Vssq	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA =0 to 70°C)

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Supply voltage	Vdd	3.0	3.3	3.6	V	
Supply voltage	Vddq	3.0	3.3	3.6	V	
Input logic high voltage	Vін	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Іон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Note : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is \leq 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.

3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with tri-state outputs.

4. Dout is disabled, $0V \le VOUT \le VDDQ$.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = $0.9V \pm 50 \text{ mV}$)

Pin	Symbol	Min	Мах	Unit	Note
Clock	CCLK	-	4.0	pF	
RAS, CAS, WE, CS, CKE, DQM0~ DQM3	CIN	-	4.0	pF	
Address(A0 ~ A11, BA0 ~ BA1)	CADD	-	4.0	pF	
DQ0 ~ DQ31	Соит	-	6.0	pF	



DC CHARACTERISTICS

Recommended operating conditions(Voltage referenced to Vss = 0V, TA = 0 to 70° C)

Parameter	Symbol	Test Conditio	n	,	/ersior	า	Unit	Note			
Faianetei					-75	-1L	Unit	Note			
Operating Current (One Bank Active)	ICC1	Burst length = 1 trc \ge trc(min) lo = 0 mA	110	95	90	mA	1				
Precharge Standby Current	Icc2P	$CKE \le VIL(max), tCC = 10ns$			1		mA				
in power-down mode	ICC2PS	CKE & CLK \leq VIL(max), tCC = ∞			1						
Precharge Standby Current	ICC2N	$CKE \geq VIH(min), \ \overline{CS} \geq VIH(min),$ Input signals are changed one t			12		mA				
in non power-down mode	ICC2NS	$CKE \ge VIH(min), CLK \le VIL(max)$ Input signals are stable		7		mA					
Active Standby Current	ІссзР	CKE ≤ VIL(max), tCC = 10ns	4			mA					
in power-down mode	ICC3PS	CKE & CLK ≤ VIL(max), tCC = ∞			4	ШA					
Active Standby Current in non power-down mode	ІссзN	$\label{eq:cke} \begin{array}{l} CKE \geq ViH(min), \ \overline{CS} \geq ViH(min), \ tcc = 10 ns \\ \\ \text{Input signals are changed one time during 20 ns} \end{array}$			25		mA				
(One Bank Active)	ICC3NS	$CKE \geq VIH(min), \ CLK \leq VIL(max)$ Input signals are stable		25		mA					
Operating Current (Burst Mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccD = 2CLKs	120	95	90	mA	1				
Refresh Current	ICC5	tRC ≥ tRC(min)	200	180	150	mA	2				
Self Refresh Current	ICC6	CKE < 0.2V	С			С			2		
	1000		L	800	800	800	uA				

Notes :

1. Measured with outputs open.

2. Refresh period is 64ms.


3. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)




CMOS SDRAM

AC OPERATING TEST CONDITIONS (VDD = 3.0V ~ 3.6V, TA = 0 to 70°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	





(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Version		Unit	Note
Falainetei		Symbol	- 60	- 75	-1L	Onit	NOLE
Row active to row active delay		tRRD(min)	12	15	20	ns	1
RAS to CAS delay		tRCD(min)	18	20	24	ns	1
Row precharge time		tRP(min)	18	20	24	ns	1
Row active time		tRAS(min)	42	45	60	ns	1
		tRAS(max)		100	us		
Row cycle time		tRC(min)	60 65		84	ns	1
Last data in to row precharge		tRDL(min)	2			CLK	2
Last data in to Active delay		tDAL(min)	tRDL + tRP			-	3
Last data in to new col. address de	elay	tCDL(min)	1			CLK	2
Last data in to burst stop		tBDL(min)	1			CLK	2
Col. address to col. address delay		tCCD(min)	1			CLK	4
Number of valid, output data	CAS lat	tency=3		2			5
Number of valid output data	CAS lat	tency=2		1		ea	Э

Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. Minimum 2CLK tDAL is required to complete row precharge.
- 4. All parts allow every cycle column address change.
- 5. In case of row precharge interrupt, auto precharge and read burst stop.



K4S283232E-T

Parameter		Symbol	- 1	60	- 1	75	-1	IL	Unit	Note
		Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS latency=3	tcc	6.0	1000	7.5	1000	10	1000	ns	1
	CAS latency=2		10		10		12			
	CAS latency=3	tSAC		5.4		6		6	ns	1,2
CLK to valid output delay	CAS latency=2			6		6		6		
Output data hold time	CAS latency=3	tOH	2.5		2.5		2.5		ns	2
Output data hold time	CAS latency=2		2.5		2.5		2.5			
CLK high pulse width		tCH	2.5		2.5		3		ns	3
CLK low pulse width		tCL	2.5		2.5		3		ns	3
Input setup time		tss	2		2		2.5		ns	3
Input hold time		tsн	1		1		1.5		ns	3
CLK to output in Low-Z		ts∟z	1		1		1		ns	2
OLK to output in Hi 7	CAS latency=3	tsHz		5.4		6		6	ns	
CLK to output in Hi-Z	CAS latency=2			6		6		6		

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.
- If tr & tf is longer than 1ns, transient time compensation should be considered,
- i.e., [(tr + tf)/2-1]ns should be added to the parameter.



K4S283232E-T

SIMPLIFIED TRUTH TABLE

CMOS SDRAM

COMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11, A9 ~ A0	Note	
Register	Mode Regis	ter Set	н	Х	L	L	L	L	Х	OP CODE			1, 2
	Auto Refres	h	Н	Н		L		н	х	X			3
Refresh		Entry	п	L		L	L		^		Х		3
Reliesh	Self Refresh	Exit	-	н	L	Н	Н	н	х		х		3
	1 con con	EXIL	L	п	Н	Х	Х	Х	^		~		3
Bank Active & Roy	w Addr.		Н	Х	L	L	Н	н	Х	V	Row A	Address	
Read &	Auto Precha	arge Disable	Н	х		н		н	х	V	L	Column Address	4
Column Address	Auto Precha	arge Enable	н	X	L	п	L	н	X	V	Н	(Ao~A7)	4, 5
Write &	Auto Precha	arge Disable	Н	х	L	н	L	L	~	V	L	Column Address	4
Column Address Auto Precharge Enab		arge Enable		~			L		Х	V	Н	(Ao~A7)	4, 5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Dracharga	Bank Select	tion	н	х		L	н	L	х	V	L	Х	
Precharge	All Banks		п	^	L	L	п			Х	н		
		Entry		L	Н	Х	Х	Х	v				
Clock Suspend or Active Power Dow		Entry	Н		L	V	V	V	X		Х		
		Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	х				
Dracharga Dawar			п		L	Н	Н	Н		X			
Precharge Power Down Mode		Evit	L	н	Н	Х	Х	Х	х		Х		
		EXIL	L		L	V	V	V	^				
DQM		-	Н			Х			V		Х		7
No Operation Car			Н	х	Н	Х	Х	Х	х		v		
No Operation Con	IIIIdilu		п	^	L	Н	Н	н	^	X			

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note: 1. OP Code : Operand Code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected. If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected. If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected. If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.

- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



DEVICE OPERATIONS

A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1 ^{*1}	A11 ~ A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	"0" Setting for Normal MRS	RFU	W.B.L	. Test Mode		CAS Latency			ΒТ	Burst Length		gth

Normal MRS Mode

Test Mode			CAS Latency				Burst Type			Burst Length					
A8	A7	Туре	A6	A5	A4	Latency	A3	Туре		A2	A1	A0	BT=0	BT=1	
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential		0	0	0	1	1	
0	1	Reserved	0	0	1	1	1	Interleave		0	0	1	2	2	
1	0	Reserved	0	1	0	2	I	Mode S	Select	0	1	0	4	4	
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8	
Write Burst Length		1	0	0	Reserved				1	0	0	Reserved	Reserved		
A9	A9 Length		1	0	1	Reserved	0	0 for N	Setting for Nor-	1	0	1	Reserved	Reserved	
0	0 Burst		1	1	0	Reserved	0		mal MRS	1	1	0	Reserved	Reserved	
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page	Reserved	

Full Page Length: 256(x32)

B. Power Up Sequence

1. Apply power and start clock, Attempt to maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.

- 2. Power is applied to VDD and VDDQ (simultaneously).
- 3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 4. Issue precharge commands for all banks of the devices.
- 5. Issue 2 or more auto-refresh commands.
- 6. Issue a mode register set command to initialize the mode register.

Note : 1. In order to assert normal MRS, BA0 and BA1 should set "0" absolutely.

